HMC700LP4E【PDF 6/26 页】IC FRACT-N PLL 16BIT 24QFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录1996

2页 3页 4页 5页 [6页]7页 8页 9页 10页

For price, delivery and to place orders: Hittite Microwave Corporation, 2 Elizabeth Drive, Chelmsford, MA 01824

978-250-3343 tel 978-250-3373 fax Order On-line at www.hittite.com

Application Support: apps@hittite.com

L-

0 - 14

HMC700LP4 / 700LP4E

v11.0411

8 GHz 16-Bit Fractional-N PLL

FSK Modulation

the HMc700LP4(E) is capable of a simple binary Frequency Shift Keying (FSK) modulation. the internal modulation

is unshaped FSK. the loop bandwidth of the synthesizer must be fixed by the user to achieve symbol shaping as

required.

When the FSK mode of operation is enabled, via fsk_enable (table 13), and SEn is held low, the synthesizer will

output binary FSK frequency hops in response to data input on the SDi pin. When SEn is set, the FSK modulation will

stop and return to f0. ScK must not be toggled when transmitting data in FSK mode.

FSK modulation is normally defined by a deviation, Δ, and a modulation rate, m. the deviation is defined as the

difference between the frequency transmitted when input data is 0, 0, and the frequency transmitted when the input

data is 1, 1.

is the frequency programmed in the frequency registers as was defined in (EQ 4),

that is:

is the fractional frequency achieved by adding the value in the seed register to the

value in the frac register, that is:

Where

Nint

is the integer division ratio, an integer number between 36 and 65,567 (see integer

Nfrac

is the fractional part, a number from 1 to 224

Nseed

is the seed part, a number from 1 to 224

is the reference path division ratio

ref

is the frequency of the external reference input

in this case the deviation Δf is given simply by

FSK data bits on SDi will be latched into the synthesizer on the falling edge of the divided reference rate, PFD. if for

example r=1, and ref = 50 MHz, the input FSK data would be oversampled every 20nsec on the falling edge of the

input reference.

the m rate of the FSK data is simply the inverse of twice the period of the data bits. For example, if the data bit period

is 1msec the fm rate is 500 Hz.

if an unshaped binary FSK is desired, the closed loop bandwidth of the synthesizer should be larger than the m

rate by a sufficient margin. For practical FSK transmissions the m rate is limited by the radio link budget, channel

spectral emission restrictions and practical closed loop bandwidths of the fractional synthesizer.

(EQ 7)

(EQ 8)

(EQ 9)

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

我的联系方式

相关代理商/技术参数

HMC700LP4ETR 制造商:Hittite Microwave Corp 功能描述:IC FRACT-N PLL 16BIT 24QFN 制造商:Hittite Microwave Corp 功能描述:HMC700 Series 8 GHz 16-Bit Prescaler Fractional-N PLL - 4x4 mm QFN-24

HMC701LP6C 制造商:HITTITE 制造商全称:Hittite Microwave Corporation 功能描述:8 GHz 16-BIT FRACTIONAL-N SYNTHESIZER

HMC701LP6C_10 制造商:HITTITE 制造商全称:Hittite Microwave Corporation 功能描述:8 GHz 16-BIT FRACTIONAL-N SYNTHESIZER

HMC701LP6CE 制造商:Hittite Microwave Corp 功能描述:IC SYNTHESIZER W/SWEEPER 40-QFN

HMC702LP6CE 制造商:Hittite Microwave Corp 功能描述:IC SYNTHESIZER W/SWEEPER 40-QFN

HMC702LP6CE_10 制造商:HITTITE 制造商全称:Hittite Microwave Corporation 功能描述:14 GHz 16-BIT FRACTIONAL-N SYNTHESIZER

HMC702LP6CE_11 制造商:HITTITE 制造商全称:Hittite Microwave Corporation 功能描述:14 GHz 16-BIT FRACTIONAL-N PLL

HMC703LP4E 功能描述:IC FRACT-N PLL W/SWEEPR 24QFN RoHS:是类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器系列:- 标准包装:2,000 系列:- 类型:PLL 频率合成器 PLL:是输入:晶体输出:时钟电路数:1 比率 - 输入:输出:1:1 差分 - 输入:输出:无/无频率 - 最大:1GHz 除法器/乘法器:是/无电源电压:4.5 V ~ 5.5 V 工作温度:-20°C ~ 85°C 安装类型:表面贴装封装/外壳:16-LSSOP（0.175"，4.40mm 宽）供应商设备封装:16-SSOP 包装:带卷 (TR) 其它名称:NJW1504V-TE1-NDNJW1504V-TE1TR

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式